Get Free Shipping on orders over $79
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs - Brandon Noia

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

By: Brandon Noia, Krishnendu Chakrabarty

eText | 19 November 2013

At a Glance

eText


$159.01

or 4 interest-free payments of $39.75 with

 or 

Instant online reading in your Booktopia eTextbook Library *

Why choose an eTextbook?

Instant Access *

Purchase and read your book immediately

Read Aloud

Listen and follow along as Bookshelf reads to you

Study Tools

Built-in study tools like highlights and more

* eTextbooks are not downloadable to your eReader or an app and can be accessed via web browsers only. You must be connected to the internet and have no technical issues with your device or browser that could prevent the eTextbook from operating.

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.

on
Desktop
Tablet
Mobile

More in Circuits & Components

Handbook of Computer Architecture - Anupam Chattopadhyay

eBOOK

RRP $969.00

$872.99

10%
OFF