A Pipelined Multi-Core Machine with Operating System Support

Hardware Implementation and Correctness Proof

By: Jonas Oberhauser, Wolfgang J. Paul, Petro Lutsyk

Write A Review

Paperback | 10 May 2020

At a Glance

Paperback
646 Pages

Dimensions(cm)
23.5 x 15.5 x 3.3

Paperback

$84.99

or 4 interest-free payments of $21.25 with

Ships in 5 to 7 business days

This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. M¼ller, and W.J. Paul, published as LNCS 9000 in 2014.

It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

â¢ MIPS instruction set architecture (ISA) for application and for system programming

â¢ cache coherent memory system

â¢ store buffers in front of the data caches

â¢ interrupts and exceptions

â¢ memory management units (MMUs)

â¢ pipelined processors: the classical five-stage pipeline is extended by two pipeline

stages for address translation

â¢ local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)

â¢ I/O-interrupt controller and a disk

Shipping

	Standard Shipping	Express Shipping
Metro postcodes:	$9.99	$14.95
Regional postcodes:	$9.99	$14.95
Rural postcodes:	$9.99	$14.95

Orders over $89.00 qualify for free shipping.

How to return your order

At Booktopia, we offer hassle-free returns in accordance with our returns policy. If you wish to return an item, please get in touch with Booktopia Customer Care.

Additional postage charges may be applicable.