Get Free Shipping on orders over $79
Verification by Error Modeling : Using Testing Techniques in Hardware Verification - Katarzyna Radecka

Verification by Error Modeling

Using Testing Techniques in Hardware Verification

By: Katarzyna Radecka, Zeljko Zilic

Paperback | 7 December 2010

At a Glance

Paperback


$169.00

or 4 interest-free payments of $42.25 with

 or 

Ships in 7 to 10 business days

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be "imminently doable" by Intel fellow J. Crawford at Microprocessor Forum in October 2002 40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.
Industry Reviews

From the reviews:

"This monograph presents, as its main contribution, methods to gain more confidence in verification by simulation. ... The methods presented in this book may be suitable to verify gate level circuits which may have small modifications after automatic optimization or some manual interaction." (Reiner Kolla, Zentralblatt MATH, Vol. 1049 (24), 2004)

More in Electrical Engineering

Electrical Principles : 5th Edition - Peter Phillips

RRP $124.95

$104.75

16%
OFF
Electrical Wiring Practice : 9th Edition - Keith Pethebridge

Not Supplied By Publisher

RRP $164.95

$151.75

Metal oxide-based thermoelectric materials : Metal Oxides - Jai Singh
Digital Electronics : A Modern Approach - Rachell Hawkins