Processor Architecture

From Dataflow to Superscalar and Beyond

By: Jurij Silc, Borut Robic, Theo Ungerer

Write A Review

Paperback | 8 June 1999

At a Glance

Paperback
416 Pages

Dimensions(cm)
22.86 x 15.24 x 2.54

Paperback

$139.75

or 4 interest-free payments of $34.94 with

Ships in 5 to 7 business days

Today's microprocessors are the powerful descendants of the von Neumann 1 computer dating back to a memo of Burks, Goldstine, and von Neumann of 1946. The so-called von Neumann architecture is characterized by a se- quential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as, e. g., jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of data, or the address of an instruction in the case of a control instruction. The opcode defines the types of operands. Code and data are stored in a common storage that is linear, addressed in units of memory words (bytes, words, etc. ). The overwhelming design criterion of the von Neumann computer was the minimization of hardware and especially of storage. The most simple implementation of a von Neumann computer is characterized by a microar- chitecture that defines a closely coupled control and arithmetic logic unit (ALU), a storage unit, and an I/O unit, all connected by a single connection unit. The instruction fetch by the control unit alternates with operand fetches and result stores for the AL U.

Shipping

	Standard Shipping	Express Shipping
Metro postcodes:	$9.99	$14.95
Regional postcodes:	$9.99	$14.95
Rural postcodes:	$9.99	$14.95

Orders over $79.00 qualify for free shipping.

How to return your order

At Booktopia, we offer hassle-free returns in accordance with our returns policy. If you wish to return an item, please get in touch with Booktopia Customer Care.

Additional postage charges may be applicable.

Defective items

If there is a problem with any of the items received for your order then the Booktopia Customer Care team is ready to assist you.

For more info please visit our Help Centre.

You Can Find This Book In

Non-Fiction Engineering & Technology Industrial Chemistry & Manufacturing Technologies Arts & Entertainment Architecture Computing & I.T.Computer Science Computer Architecture & Logic Design Electronics & Communications Engineering Electronics Engineering Electronic Devices & Materials Microprocessors

Basic Pipelining and Simple RISC Processors
Dataflow Processors
CISC Processors
Multiple-Issue Processors
Future Processors to use Fine-Grain Parallelism
Future Processors to use Coarse-Grain Parallelism
Processor-in-Memory, Reconfigurable and Asynchronous Processors
Acronyms
Glossary
References
Index
Table of Contents provided by Publisher. All Rights Reserved.

Processor Architecture

From Dataflow to Superscalar and Beyond

At a Glance

Paperback

Shipping

How to return your order

Defective items

You Can Find This Book In

More in Computer Architecture & Logic Design

Parallel Computing

Design and Analysis of Algorithms

Computer Architecture

A Modern Approach

Basic Computer Architecture

Fundamentals of Software Architecture

A Modern Engineering Approach

Computer Systems 3ed

A Programmer's Perspective, Global Edition

Clean Architecture

A Craftsman's Guide to Software Structure and Design

Architecture Patterns with Python

Enabling Test-Driven Development, Domain-Driven Design, and Event-Driven Microservices

Rust Atomics and Locks

Low-Level Concurrency in Practice

Developing Graphics Frameworks with Java and OpenGL

The Software Architect Elevator

Redefining the Architect's Role in the Digital Enterprise

Learning Microsoft Power Automate

Improving Productivity for Business Processes and Workflows

Learning Systems Thinking

Essential Non-Linear Skills and Practices for Software Professionals

Simply AI

Facts Made Fast

Kubernetes - Up and Running

Dive into the Future of Infrastructure

Building Microservices

Designing Fine-Grained Systems 2nd Edition

Technology Strategy Patterns

Analyzing and Communicating Architectural Decisions

AI Systems Performance Engineering

Optimizing Model Training and Inference Workloads with Gpus, Cuda, and Pytorch

Platform Engineering

A Guide for Technical, Product, and People Leaders

Digital Design and Computer Architecture

ARM Edition

Computer Organization and Design RISC-V Edition

2nd Edition - The Hardware Software Interface

IPv6 Fundamentals

Packet and Data Structures, Addressing Architecture, Device Discovery, and Configuration Protocols

Teach, Train, Transform

The Superhero Way

Red Team Evaluation Framework

Sharpening the Spear: A Framework for Forging and Measuring an Elite Adversary Emulation Team

Red Team Evaluation Framework

Sharpening the Spear: A Framework for Forging and Measuring an Elite Adversary Emulation Team

This product is categorised by