Get Free Shipping on orders over $49
Formal Semantics and Proof Techniques for Optimizing VHDL Models - Kothanda Umamageswaran

Formal Semantics and Proof Techniques for Optimizing VHDL Models

By: Kothanda Umamageswaran, Sheetanshu L. Pandey, Philip A. Wilsey

Hardcover | 30 November 1998

At a Glance

Hardcover


$169.00

or 4 interest-free payments of $42.25 with

 or 

Ships in 5 to 7 business days

Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.
Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.

More in Electrical Engineering

Electrical Principles : 5th Edition - Peter Phillips

RRP $137.95

$114.75

17%
OFF
Electrical Trade Principles : 6th Edition - Jeffrey Hampson

RRP $147.95

$121.99

18%
OFF
Electrical Trade Practices : 3rd Edition - Ralph Berry

RRP $137.95

$114.75

17%
OFF
Electrical Principles for Electrical Trades : 8th Edition - J. Jenneson
Advances in Adaptive Ultrasonics - Andrew  Feeney