
Formal Semantics and Proof Techniques for Optimizing VHDL Models
By: Kothanda Umamageswaran, Sheetanshu L. Pandey, Philip A. Wilsey
Hardcover | 30 November 1998
At a Glance
Hardcover
$169.75
Ships in 5 to 7 business days
ISBN: 9780792383758
ISBN-10: 0792383753
Published: 30th November 1998
Format: Hardcover
Language: English
Number of Pages: 184
Audience: General Adult
Publisher: Springer Nature B.V.
Country of Publication: US
Dimensions (cm): 23.5 x 15.88 x 1.91
Weight (kg): 0.44
Shipping
| Standard Shipping | Express Shipping | |
|---|---|---|
| Metro postcodes: | $9.99 | $14.95 |
| Regional postcodes: | $9.99 | $14.95 |
| Rural postcodes: | $9.99 | $14.95 |
Orders over $79.00 qualify for free shipping.
How to return your order
At Booktopia, we offer hassle-free returns in accordance with our returns policy. If you wish to return an item, please get in touch with Booktopia Customer Care.
Additional postage charges may be applicable.
Defective items
If there is a problem with any of the items received for your order then the Booktopia Customer Care team is ready to assist you.
For more info please visit our Help Centre.
You Can Find This Book In
This product is categorised by
- Non-FictionComputing & I.T.Computer ScienceSystems Analysis & Design
- Non-FictionComputing & I.T.Computer Programming & Software DevelopmentProgramming & Scripting Languages
- Non-FictionEngineering & TechnologyEnergy Technology & EngineeringElectrical Engineering
- Non-FictionMathematics
- Non-FictionEngineering & TechnologyElectronics & Communications EngineeringElectronics EngineeringCircuits & Components
























