Get Free Shipping on orders over $79
Completion Detection in Asynchronous Circuits : Toward Solution of Clock-Related Design Challenges - Pallavi Srivastava

Completion Detection in Asynchronous Circuits

Toward Solution of Clock-Related Design Challenges

By: Pallavi Srivastava

eText | 8 November 2022

At a Glance

eText


$129.00

or 4 interest-free payments of $32.25 with

 or 

Instant online reading in your Booktopia eTextbook Library *

Why choose an eTextbook?

Instant Access *

Purchase and read your book immediately

Read Aloud

Listen and follow along as Bookshelf reads to you

Study Tools

Built-in study tools like highlights and more

* eTextbooks are not downloadable to your eReader or an app and can be accessed via web browsers only. You must be connected to the internet and have no technical issues with your device or browser that could prevent the eTextbook from operating.

This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits.

on
Desktop
Tablet
Mobile

More in Circuits & Components