Get Free Shipping on orders over $79
Advanced Verification Techniques : A SystemC Based Approach for Successful Tapeout - Leena Singh

Advanced Verification Techniques

A SystemC Based Approach for Successful Tapeout

By: Leena Singh, Leonard Drucker

Hardcover | 8 June 2004

At a Glance

Hardcover


$249.00

or 4 interest-free payments of $62.25 with

 or 

Ships in 5 to 7 business days

"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages.  Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks."
                                                                                     - Stuart Swan
Industry Reviews

"As chip size and complexity continue to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks."
(Stuart Swan)

More in Circuits & Components

Circuits and Systems : A Modern Approach - Jasper Harrison
Recent Advances in Compact Antennas - Frank Masi
Encyclopedia of Electronic Components Volume 2 - Charles Platt

RRP $57.00

$30.75

46%
OFF
Learning the Art of Electronics : A Hands-On Lab Course - Thomas C. Hayes
Introductory Circuit Analysis, Global Edition : 14th Edition - Robert L. Boylestad
Smart Grids : Sustainable Energy Systems - K.  Karthikeyan

RRP $315.00

$271.99

14%
OFF
Signal Integrity in Digital Systems : Principles and Practice - Edward  Wheeler
Digital Design and Computer Architecture : 2nd Edition - Sarah Harris
Energy Storage : Systems and Components - Alfred Rufer