Get Free Shipping on orders over $89
Advanced Verification Techniques : A Systemc Based Approach for Successful Tapeout - Leena Singh

Advanced Verification Techniques

A Systemc Based Approach for Successful Tapeout

By: Leena Singh, Leonard Drucker

Hardcover | 8 June 2004

At a Glance

Hardcover


$249.00

or 4 interest-free payments of $62.25 with

 or 

Ships in 5 to 7 business days

"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages.  Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks."
                                                                                     - Stuart Swan
Industry Reviews

"As chip size and complexity continue to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks."
(Stuart Swan)

More in Computer-Aided Design CAD

Learning SOLIDWORKS 2026 : Modeling, Assembly and Analysis - Randy H. Shih
AutoCAD & AutoCAD LT All-in-One For Dummies - Lee Ambrosius

RRP $90.95

$65.75

28%
OFF
Getting Started with 3D Printing : 2nd Edition - Liza Wallach Kloski

RRP $38.00

$30.40

20%
OFF
Data-driven BIM for Energy Efficient Building Design : 1st Edition - Saeed Banihashemi
Generation of Surfaces : Kinematic Geometry of Surface Machining - Stephen P. Radzevich
SOLIDWORKS 2026 Quick Start - David C. Planchard
Human-Computer Interaction : The Basics - Alan  Dix

RRP $189.00

$167.75

11%
OFF
Intelligent Systems of Computing and Informatics - Anand J.  Kulkarni