Get Free Shipping on orders over $79
Designing Reliable and Efficient Networks on Chips : Proceedings from the 7th International Workshop on Multi-Carrier Systems and Solutions, May 2009, Herrsching, Germany - Srinivasan Murali

Designing Reliable and Efficient Networks on Chips

Proceedings from the 7th International Workshop on Multi-Carrier Systems and Solutions, May 2009, Herrsching, Germany

By: Srinivasan Murali

eText | 26 May 2009

At a Glance

eText


$239.00

or 4 interest-free payments of $59.75 with

 or 

Instant online reading in your Booktopia eTextbook Library *

Why choose an eTextbook?

Instant Access *

Purchase and read your book immediately

Read Aloud

Listen and follow along as Bookshelf reads to you

Study Tools

Built-in study tools like highlights and more

* eTextbooks are not downloadable to your eReader or an app and can be accessed via web browsers only. You must be connected to the internet and have no technical issues with your device or browser that could prevent the eTextbook from operating.
Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.
on
Desktop
Tablet
Mobile

More in Circuits & Components

Handbook of Computer Architecture - Anupam Chattopadhyay

eBOOK

RRP $969.00

$872.99

10%
OFF