+612 9045 4394
 
CHECKOUT
The e Hardware Verification Language : Information Technology: Transmission, Processing & Storage - Sasan Iman

The e Hardware Verification Language

Information Technology: Transmission, Processing & Storage

Hardcover

Published: 28th May 2004
Ships: 7 to 10 business days
7 to 10 business days
RRP $775.99
$537.50
31%
OFF
or 4 easy payments of $134.38 with Learn more

Other Available Formats (Hide)

This book provides a detailed coverage of the e-hardware verification language (HVL), state of the art in verification methodologies, and the use of eHVL as a facilitating verification tool in implementing a state of the art verification environment. To this end, the book provides a comprehensive description of the new concepts introduced by the e language, e language syntax, and its associated semantics. In addition, the book describes architectural views and requirements of verification environments (i.e. randomly generated environments, coverage driven verification environments, etc.). Verification blocks in the architectural views (i.e. Generators, Initiators, Collectors, Checkers, Monitors, Coverage Definitions, etc.) and their implementations using the eHVL are also discussed in detail in separate parts of the book. The book describes the eReuse Methodology (RM), the motivation for defining such a guideline and step-by-step instructions for building an eRM compliant e Verification Component (eVC). A complete implementation of a UART eRM compliant eVC is used as the working example for putting all topics in perspective. This book is useful for a range of users, including junior verification engineers looking to learn just enough basic concepts and related syntax to get a head start on their project, advance users looking to enhance the effectiveness and quality of a verification environment, developers working to build e Verification Components and finally as reference for looking up specific information about a verification concept and its implementation using the eHVL.

Introductionp. 1
Verification methodologies and environment architecturep. 9
Verification methodologiesp. 11
Anatomy of a verification environmentp. 31
All about ep. 51
e as a programming languagep. 53
e as a verification languagep. 81
Topology and stimulus generationp. 103
Generator operationp. 105
Data modeling and stimulus generationp. 121
Sequence generationp. 137
Response collection, data checking, and property monitoringp. 163
Temporal expressionsp. 165
Messagesp. 189
Collectors and monitorsp. 199
Scoreboardingp. 213
Coverage modeling and measurementp. 223
Coverage enginep. 225
Coverage modelingp. 245
Code reusep. 265
e reuse methodologyp. 267
siƶutil packagep. 279
Appendicesp. 303
e BNF grammarp. 305
e reserved keywordsp. 331
eRM compliance checksp. 333
Table of Contents provided by Blackwell. All Rights Reserved.

ISBN: 9781402080234
ISBN-10: 1402080239
Series: Information Technology: Transmission, Processing & Storage
Audience: Professional
Format: Hardcover
Language: English
Number Of Pages: 349
Published: 28th May 2004
Publisher: Springer-Verlag New York Inc.
Country of Publication: US
Dimensions (cm): 23.5 x 15.88  x 2.54
Weight (kg): 0.77