+612 9045 4394
Intelligent Memory Systems : Second International Workshop, IMS 2000, Cambridge, Ma, Usa, November 12, 2000. Revised Papers - Frederic T. Chong

Intelligent Memory Systems

Second International Workshop, IMS 2000, Cambridge, Ma, Usa, November 12, 2000. Revised Papers

By: Frederic T. Chong (Editor), Christoforos Kozyrakis (Editor), Mark Oskin (Editor)

Paperback Published: 29th August 2001
ISBN: 9783540423287
Number Of Pages: 200

Share This Book:


or 4 easy payments of $31.26 with Learn more
Ships in 5 to 9 business days

We are pleased to present this collection of papers from the Second Workshop on Intelligent Memory Systems. Increasing die densities and inter chip communication costs continue to fuel interest in intelligent memory systems. Since the First Workshop on Mixing Logic and DRAM in 1997, technologies and systems for computation in memory have developed quickly. The focus of this workshop was to bring together researchers from academia and industry to discuss recent progress and future goals. The program committee selected 8 papers and 6 poster session abstracts from 29 submissions for inclusion in the workshop. Four to five members of the program committee reviewed each submission and their reviews were used to numerically rank them and guide the selection process. We believe that the resulting program is of the highest quality and interest possible. The selected papers cover a wide range of research topics such as circuit technology, processor and memory system architecture, compilers, operating systems, and applications. They also present a mix of mature projects, work in progress, and new research ideas. The workshop also included two invited talks. Dr. Subramanian Iyer (IBM Microelectronics) provided an overview of embedded memory technology and its potential. Dr. Mark Snir (IBM Research) presented the Blue Gene, an aggressive supercomputer system based on intelligent memory technology.

Memory Technology
A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macrop. 1
Software Controlled Reconfigurable On-Chip Memory for High Performance Computingp. 15
Processor and Memory Architecture
Content-Based Prefetching: Initial Resultsp. 33
Memory System Support for Dynamic Cache Line Assemblyp. 56
Adaptively Mapping Code in an Intelligent Memory Architecturep. 71
Applications and Operating Systems
The Characterization of Date Intensive Memory Workloads on Distributed PIM Systemsp. 85
Memory Management in a PIM-Based Architecturep. 104
Compiler Technology
Exploiting On-Chip Memory Bandwidth in the VIRAM Compilerp. 122
FlexCache: A Framework for Flexible Compiler Generated Data Cachingp. 135
Poster Session
Aggressive Memory-Aware Compilationp. 147
Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chipsp. 152
SAGE: A New Analysis and Optimization System for FlexRAM Architecturep. 160
Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systemsp. 169
The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systemsp. 179
Compiler-Directed Cache Line Size Adaptivityp. 183
Workshop Notesp. 188
Author Indexp. 193
Table of Contents provided by Publisher. All Rights Reserved.

ISBN: 9783540423287
ISBN-10: 3540423281
Series: Lecture Notes in Computational Science and Engineering
Audience: General
Format: Paperback
Language: English
Number Of Pages: 200
Published: 29th August 2001
Country of Publication: DE
Dimensions (cm): 23.39 x 15.6  x 1.12
Weight (kg): 0.3