+612 9045 4394
 
CHECKOUT
Higher-Level Hardware Synthesis : Lecture Notes in Computer Science - Richard Sharp

Higher-Level Hardware Synthesis

Lecture Notes in Computer Science

Paperback Published: 18th March 2004
ISBN: 9783540213062
Number Of Pages: 196

Share This Book:

Paperback

$125.05
or 4 easy payments of $31.26 with Learn more
Ships in 5 to 9 business days

In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its "unrealistic optimism," Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However, this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription, anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.

Introductionp. 1
Related workp. 19
The SAFL languagep. 35
Soft schedulingp. 51
High-level synthesis of SAFLp. 65
Analysis and optimisation of intermediate codep. 87
Dealing with I/Op. 113
Combining behaviour and structurep. 129
Transformation of SAFL specificationsp. 141
Case studyp. 155
Conclusions and further workp. 169
DES encryption/decryption circuitp. 171
Transformations to pipeline DESp. 177
A simple stack machine and instruction memoryp. 181
Referencesp. 185
Indexp. 193
Table of Contents provided by Blackwell. All Rights Reserved.

ISBN: 9783540213062
ISBN-10: 3540213066
Series: Lecture Notes in Computer Science
Audience: General
Format: Paperback
Language: English
Number Of Pages: 196
Published: 18th March 2004
Publisher: Springer-Verlag Berlin and Heidelberg Gmbh & Co. Kg
Country of Publication: DE
Dimensions (cm): 23.39 x 15.6  x 1.17
Weight (kg): 0.31