+612 9045 4394
 
CHECKOUT
Formal Semantics and Proof Techniques for Optimizing VHDL Models - Kothanda Umamageswaran

Formal Semantics and Proof Techniques for Optimizing VHDL Models

Hardcover

Published: 30th November 1998
Ships: 7 to 10 business days
7 to 10 business days
RRP $459.99
$318.25
31%
OFF
or 4 easy payments of $79.56 with Learn more
if ordered within

Other Available Formats (Hide)

  • Paperback View Product Published: 26th October 2012
    $227.94

This volume presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The text also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.

Introduction
Related Work
The Static Model
A Well-Formed VHDL Model
The Reduction Algebra
Completeness of the Reduced Form
Interval Temporal Logic
The Dynamic Model
Applications of the Dynamic Model
A Framework for Proving Equivalences Using PVS
Conclusions
Appendices
References
Index
Table of Contents provided by Publisher. All Rights Reserved.

ISBN: 9780792383758
ISBN-10: 0792383753
Audience: Professional
Format: Hardcover
Language: English
Number Of Pages: 158
Published: 30th November 1998
Publisher: Springer
Country of Publication: NL
Dimensions (cm): 23.5 x 15.88  x 1.91
Weight (kg): 0.48