+612 9045 4394
 
CHECKOUT
Distributed Processing and Data Base Systems : Distributed Processing Systems v. 1 - Wesley W. Chu

Distributed Processing and Data Base Systems

Distributed Processing Systems v. 1

Paperback Published: 19th December 1986
ISBN: 9780890062128
Number Of Pages: 304

Share This Book:

Paperback

RRP $455.99
$315.50
31%
OFF
or 4 easy payments of $78.88 with Learn more
Ships in 10 to 15 business days
Distributed Processing Systems
Task Allocation in Distributed Systemsp. 1
"Task Allocation in Distributed Data Processing"p. 3
"Estimation of Intermodule Communication (IMC) and Its Applications in Distributed Processing Systems"p. 15
"A Graph Matching Approach to Optimal Task Assignment in Distributed Computing Systems Using a Minimax Criterion"p. 24
Distributed Operating Systemsp. 31
"The Nucleus of a Multiprogramming System"p. 33
"Performing Remote Operatings Efficiently on a Local Computer Network"p. 38
"Accent: A Communication Oriented Network Operating System Kernel"p. 53
"The Distributed V Kernel and Its Performance for Diskless Workstations"p. 65
"The LOCUS Distributed Operating System"p. 76
"A Distributed Real-Time Operating System"p. 98
Interconnection Networksp. 109
"A Survey of Interconnection Networks"p. 111
"Interconnection Networks Using Shuffles"p. 127
"Modeling Bus Contention and Memory Interference in a Multiprocessor System"p. 137
Design Methodologyp. 151
"SREM at the Age of Eight; The Distributed Computing Design System"p. 153
"A Case Study of SREM"p. 164
"Task Response Time Model and Its Applications for Real-Time Distributed Processing Systems"p. 172
Fault Tolerant Designp. 185
"Architecture of Fault-Tolerant Computers"p. 187
"Fault-Tolerant Systems in Commercial Applications"p. 197
"Designing for Ultrahigh Availability: the Unix RTR Operating System"p. 209
"Distributed Execution of Recovery Blocks: An Approach to Uniform Treatment of Hardware and Software Faults"p. 218
Cache Memory for Distributed Systemsp. 225
"An Economical Solution to the Cache Coherence Problem"p. 227
"Using Cache Memory to Reduce Processor-Memory Traffic"p. 234
Case Studiesp. 243
"The Hardware Architecture and Linear Expansion of Tandem NonStop Systems"p. 245
"A NonStop Kernel"p. 250
"Transaction Monitoring in ENCOMPASS: Reliable Distributed Transaction Processing"p. 258
"Making Processing Fail-Safe"p. 269
"A Flexible Distributed Testbed for Real-Time Applications"p. 275
Table of Contents provided by Syndetics. All Rights Reserved.

ISBN: 9780890062128
ISBN-10: 0890062129
Series: Telecommunications Library : Book 1
Audience: Professional
Format: Paperback
Language: English
Number Of Pages: 304
Published: 19th December 1986
Publisher: Artech House Publishers
Country of Publication: US
Dimensions (cm): 28.0 x 21.0  x 1.6
Weight (kg): 0.69