+612 9045 4394
 
CHECKOUT
Direct Transistor-Level Layout for Digital Blocks - Prakash Gopalakrishnan

Direct Transistor-Level Layout for Digital Blocks

Hardcover

Published: 17th June 2004
Ships: 7 to 10 business days
7 to 10 business days
RRP $471.99
$326.35
31%
OFF
or 4 easy payments of $81.59 with Learn more

Other Available Formats (Hide)

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

Introductionp. 1
Circuit structure and clusteringp. 13
Global placementp. 35
Detailed placement and layout resultsp. 49
Timing-driven placementp. 77
Conclusionp. 103
Table of Contents provided by Blackwell. All Rights Reserved.

ISBN: 9781402076657
ISBN-10: 1402076657
Audience: Tertiary; University or College
Format: Hardcover
Language: English
Number Of Pages: 125
Published: 17th June 2004
Publisher: Springer-Verlag New York Inc.
Country of Publication: US
Dimensions (cm): 23.2 x 15.6  x 1.27
Weight (kg): 0.83