+612 9045 4394
Digital System Test and Testable Design : Using Hdl Models and Architectures - Zainalabedin Navabi

Digital System Test and Testable Design

Using Hdl Models and Architectures

Paperback Published: 23rd August 2016
ISBN: 9781489979278
Number Of Pages: 435

Share This Book:


or 4 easy payments of $33.64 with Learn more
Ships in 15 business days

Earn 269 Qantas Points
on this Book

Other Available Editions (Hide)

  • Hardcover View Product Published: 20th December 2010
    Ships in 15 business days

This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.

Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.

ISBN: 9781489979278
ISBN-10: 1489979271
Audience: General
Format: Paperback
Language: English
Number Of Pages: 435
Published: 23rd August 2016
Country of Publication: US
Dimensions (cm): 25.4 x 17.81  x 2.36
Weight (kg): 0.79

Earn 269 Qantas Points
on this Book