+612 9045 4394
 
CHECKOUT
ASIC and FPGA Verification : A Guide to Component Modeling - Richard Munden

ASIC and FPGA Verification

A Guide to Component Modeling

Paperback

Published: 1st September 2004
Ships: 7 to 10 business days
7 to 10 business days
$163.50
or 4 easy payments of $40.88 with Learn more

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs.
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
*Provides numerous models and a clearly defined methodology for performing board-level simulation.
*Covers the details of modeling for verification of both logic and timing.
*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

Today it is still very difficult to verify board or larger system designs through simulation or any other technique. This important book addresses the largest ingredient needed to make simulation possible--the availability of integrated circuit component models. Addressed inside is how to use VITAL extensions and other conventions with VHDL to develop interoperable, reusable models. Only by adopting the standards and practices described in this book can the industry benefit and make system simulation feasible.

--Randy Harr, Sevni Technology

This book provides not only an excellent reference for those who write component models for board level verification, but also a much needed introduction to SDF and VITAL for timing simulation.

--Hardy Pottinger, University of Missouri-Rolla

Introduction to Board-Level Verification
Tour of a simple model
VHDL packages for component models
Introduction to SDF
Anatomy of a VITAL Model
Modeling Delays
VITAL truth tables
Modeling timing constraints
Modeling registered devices
Conditional delays and timing constraints
Negative timing constraints
Timing Files and Backannotation
Adding Timing to Your RTL Code
Modeling Memories
Considerations for Component Modeling
Modeling Component Centric Features
Testbenches for Component Models
Table of Contents provided by Publisher. All Rights Reserved.

ISBN: 9780125105811
ISBN-10: 0125105819
Series: Morgan Kaufmann Series in Systems on Silicon (Hardcover)
Audience: General
Format: Paperback
Language: English
Number Of Pages: 336
Published: 1st September 2004
Country of Publication: NL
Dimensions (cm): 24.08 x 19.51  x 2.34
Weight (kg): 0.82