Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of the book the core techniques of today's formal verification tools, such as SAT and BDDs are addressed. In addition, multipliers, which are known to be difficult, are studied. The second part gives insight in professional tools and the underlying methodology, such as property checking and assertion based verification. Finally, analog components have to be considered to cope with complete system on chip designs.
|What Sat-Solvers can and cannot do||p. 1|
|Advancements in mixed BDD and SAT techniques||p. 45|
|Equivalence Checking of Arithmetic Circuits||p. 77|
|Application of Property Checking and Underlying Techniques||p. 125|
|Assertion-Based Verification||p. 167|
|Formal Verification for Nonlinear Analog Systems||p. 205|
|Table of Contents provided by Blackwell. All Rights Reserved.|
Series: Falk Symposium Ser.
Number Of Pages: 250
Published: 31st January 2004
Publisher: Springer-Verlag New York Inc.
Country of Publication: US
Dimensions (cm): 23.4 x 15.6 x 1.27
Weight (kg): 1.26